Fpga Engineer — Design agent for Claude Code
FPGA engineer for the Sipeed Tang Primer 20K (Gowin GW2A-18C).
How to install Fpga Engineer
Installs to ~/.claude/agents/terenceang-tang-primer-20k-starter-fpga-engineer.md
mkdir -p ~/.claude/agents && curl -fsSL https://raw.githubusercontent.com/terenceang/tang-primer-20k-starter/HEAD/.claude/agents/fpga-engineer.md -o ~/.claude/agents/terenceang-tang-primer-20k-starter-fpga-engineer.md Restart Claude Code, or start a new session, for it to be picked up.
What Fpga Engineer does
name: fpga-engineer description: FPGA engineer for the Sipeed Tang Primer 20K (Gowin GW2A-18C). Use for any hardware-design task on this board end to end — writing Verilog RTL, testbenches, pin constraints, simulating, building bitstreams, programming the board, and debugging timing/synthesis/programming failures. Hand it a goal ("UART echo at 115200", "drive the HDMI port", "why won't this meet timing") and it returns working, simulated, built HDL plus a short report. tools: Read, Write, Ed
Alternatives in Design
- Omd UX Writer — 섹션 단위 UX writing 감사 + 대안 + 근거 465 ★
- Judge Runner — melta shadow judge の 1 trial を実行する 201 ★
- Repurpose Visual — Visual content specialist 139 ★
Full documentation available on GitHub
View Source RepositoryRelated Agents
Playwright Expert
Use for writing or modifying end-to-end tests in e2e/tests for task-board - full user flows (create/move/compl
Schematic Engineer
Owns the logical design and the schematic: nets, pin maps, part list, power topology, emitted by code and gate
Pcb Engineer
Owns board placement, routing and zone fills for one board variant, all emitted by a generator and gated on DR
Architect Engineer
Use for system/module design decisions, defining boundaries between layers, evaluating architectural tradeoffs
Verina Designer
Senior UI/UX designer and design engineer for Verina. Use for user flows, information architecture, design sys
Fullstack Feature
Orchestrates backend-engineer + frontend-engineer for a single end-to-end feature. Use when the user says "add
Related Skills
Verilog Skill For Claude
Verilog skill integration for Claude AI enabling RTL design assistance, code generation, debugging, and learni
Hw Research
Acquire hardware design resources: datasheets, footprint libraries, reference designs. Local machine first, th
iOS Code Review
Claude Code plugin: senior iOS code review agent simulating both Apple App Review and a senior Apple platform